Abstract: A power circuit configuration to realise three-level inversion is proposed. Three-level inversion is realised by connecting two two-level inverters in cascade, in the proposed configuration. An isolated DC power supply is used to supply each inverter in this power circuit. Each DC-link voltage is equal to half of the DC-link voltage in a conventional NPC (neutral point clamped) three-level inverter topology. Neutral point fluctuations are absent, and fast recovery neutral clamping diodes are not needed. The proposed inverter scheme produces 64 space-vector combinations distributed over 19 space-vector locations as compared to 27 combinations in a conventional three-level topology. The present power circuit can be operated as a two-level inverter in the range of lower modulation, by clamping one inverter to a zero state and by switchng the other inverter. When compared to the H-bridge topology, this circuit needs one power supply less. A space vector based PWM scheme is used for the experimental verification of the proposed topology.
Introduction
Three-level inverters have been extensively researched ever since they were introduced by Nabae et ul. [I] . The advantage of the three-level topology is that multilevel voltage waveforms can be synthesised using devices with lower voltage ratings. The neutral-clamped circuit topology suggested in [l] , although simple and elegant, has some disadvantages. The DC-bus capacitors in this circuit configuration carry load currents causing a fluctuating neutral point. The H-bridge topology [2, 31 eliminates this problem, but requires three isolated power supplies and hence is an expensive proposition. A modification of the conventional neutral-clamped inverter has been suggested in [4] , in which a capacitor is added across the neutral clamping diodes, to ensure a dynamic balancing of the DC-bus capacitors. However, this method does not eliminate the neutral-point fluctuations completely although it effectively reduces them. Two two-level inverters connected at either end of an open-end winding induction motor drive also achieve three-level inversion [5, 61. These schemes also require transformer isolation for the elimination of the harmonic currents of the triplen order in the phases. However, to implement these schemes, one needs to open the neutral point of the stator windings.
In this paper, an alternative circuit topology for threelevel inversion is proposed. In this circuit configuration, three-level inversion is achieved by connecting two two-level inverters in cascade.
acheved by connecting two two-level inverters in cascade. From Fig. 1 , it may be seen that the output phases of inverter-1 are connected to the DC-input points of the corresponding phases in inverter-2. Each inverter is operated with an isolated DC power supply, with a voltage of VdJ2 (Fig. 1) . The output voltages of inverter-1 (the voltages of the individual phases Al, B1 and C1 of inverter-1), with respect to the point 0, are denoted as U A~O , U B I O and UCIO respectively (Fig. 1) . The pole voltages of inverter-2 (the voltages of the individual phases A2, B2 and C 2 of inverter-2, with respect to the point 0) are denoted as U A 2 0 , UB20 and uc20 respectively.
The pole voltage of any phase for inverter-2 attains a voltage of V,,j2, if (a) the top switch of that leg in inverter-2 is turned on, (b) the bottom switch of the corresponding leg in inverter-1 is turned on.
Similarly the pole voltage of any phase in inverter-2 attains a voltage of Vdc, if (a) the top switch of that leg in inverter-2 is turned on and (b) the top switch of the corresponding leg in inverter-1 is turned on.
Thus, the DC-input points of individual phases of inverter-2 may be connected to a DC-link voltage of either Vdc or VdJ2 by turning on the top switch or the bottom switch of the corresponding phase leg in inverter-1.
Additionally, the pole voltage of a given phase in inverter-2 attains a voltage of zero, if the bottom switch of the corresponding leg in inverter-2 is turned on. In this case, the DC-input point of that phase for inverter-2 is floating as the top and bottom switches are switched complementarily in any leg in a two-level inverter. Thus, the pole voltage of a given phase for inverter-2 is capable of Table 1 depicts individual inverter states and the switches turned on to realise those states, for both the inverters.
An example is presented in the following paragraph to determine the resultant space-vector location for a spacevector combination of 5-7' of the two inverters. The combination 5-7' implies that the switching state for inverter-1 is (--+) and that for inverter-2 is (+ + +). A ' + ' indicates that a top switch in an inverter leg is turned on and a '-' indicates that the bottom switch in an inverter leg is turned on. The space-vector V, constituted by the pole voltages 0,420, 21520 and u c 2 0 is defined as:
If inverter-1 assumes a state of 5 (--+) and inverter-2 assumes a state of 7' ( + + + ), from the earlier discussion it follows that: vA20 = VdC/2; v B 2 0 = vdc/2; vC20 = V& ( 2 ) Consequently, the space-vector location for the above set of pole voltages is given by:
It may be verified that the tip of the space-vector corresponding to the above pole voltages is located at the point E in Fig. 2 . The space-vector locations corresponding to the rest of the 63 combinations may similarly be determined. Fig. 2 depicts that these space-vector combina- (+--) 2 (++-) 3 (-+-) 4 (-++) 5 (--+) 6 (+-+) 7 (+++) 8 (---) S2, S4, S6 1' (+--) 2' (++-) 3' (-+-) 4' (-++) 5' (--+) 6' (+-+) 7' (+++) 8' (---) S6'. SI', S2' SI', S2', S3' S2', S3'. 54' S3', S4', S5' S4', S5', S6' S5', S6', S1' SI', S3', S5' S2', S4', S6' tions are distributed over 19 space-vector locations. similar to a conventional three-level inverter. All the space-vector combinations and the space-vector locations are shown in Fig. 2 .
From Fig. 2 , one may note the redundancy of the spacevector combinations for a given space-vector location. For example, when inverter-2 attains a state of 1' (+ --), the points B2 and C2 are connected to the point 0 through the switches S6' and S2'. The switches S3' and S5' block the DC-inputs for these two phases as the top and bottom switches in any given leg are switched complementarily in a two-level inverter. It may be noted that the common factor in the states of inverter-1, namely 8(---), 3(-+ -), 4(-+ +) and 5(--+), is that in all these states, the point A, (DC-input to inverter-2) is connected to the DC-link voltage of Kic/2 (Fig. 1, Table 1 ). Consequently, the combinations 8-l', 3-l', 4-l', 5-1' correspond to the same location A. Additionally, the combination 1-7' also results in the same location.
In this paper, a space-vector modulation scheme is also presented. The switching sequences are devised to ensure a minimum switching frequency. There exist many switching sequences, but to demonstrate the working principle of the proposed topology, only a few combinations have been employed for a given location. The space-vector combinawhen the corresponding bottom switch is turned on. tions used for the implementation of the spaceUnder these conditions, the bottom switches of vector modulation in the present work are presented in the corresponding phases of inverter-] may be turned Fig. 3 . on so that the top switches of the corresponding phases in inverter-2 need to block only a voltage of Considering the above limitations, it is envisaged that this circuit configuration is suitable for three-level inversion in low-voltage hgh-power applications (systems such as battery-operated electric vehicle drives) in view of the full DC-link voltage rating for the lower three power devices.
One advantage of the proposed system is that the fast recovery neutral point clamping diodes are not needed. for the present power circuit. Also, from the engineering point of view, it is easy-to assemble such a system, as two existing two-level inverters can be retrofitted to realise ths configuration. It should also be noted that the bus-bar design of a two-level inverter is considerably simpler than that of a three-level inverter. The proposed system can work as a conventional two-level inverter in low modulation indices, by clamping the upper inverter. This will reduce the inverter switching losses, when compared to a conventional three-level inverter, and so the overall efficiencv of the drive The triplen harmonic currents are absent in t h s case as the neutral point N of the motor is not connected to the point 0. Hence all the triplen harmonic voltages appear across the points 0 and N (Fig. I ).
One advantage with the proposed topology is that, if the magnitude of the reference voltage space-vector is less than the radius of the maximum circle inscribed in the inner hexagon (1 u,, I < 0.433 V d J , the tip of the reference voltage space-vector is always situated in the inner hexagon (Fig. 3) . In this operating range, inverter-1 is always clamped to the state 8 (---) and inverter-2 alone is switched. Alternatively, inverter-2 can be clamped to the state 7 (+ + +) and inverter-1 could be switched. Consequently, in ths operating range the switching losses are due entirely to the switching of one of these inverters and are expected to be lower than in the conventional inverter topology. The proposed power circuit can also be operated with a single DC power supply, with tapped capacitors, as in the case of a conventional neutral clamped inverter. In that case, the inverter cannot be operated as a two-level inverter in the range of lower modulation and a conventional threelevel PWM switching scheme is to be employed. This calls for the dynamic balancing of the capacitor voltages by exploiting the redundancy in the space-vector combinations, for a given location, similar to the schemes presented in [7, 81. It may be noted that the fast recovery clamping diodes are not needed in the proposed circuit when compared to the conventional neutral clamped three-level inverter. However, the bottom bank switches of inverter-2 are to be rated for the full DC-bus voltage of VdC, unlike the case of a conventional neutral clamped three-level inverter, in which all the switches are nominally rated for VdJ2 [l, 41. For example, for the space-vector combination 1-l', the switches S1 and S1' are turned on in the A-phase legs of both the inverters. This makes v A 2 0 = VdC. Consequently, the switch S4' must be rated for VdC. The switches in the top bank of inverter-2 need not be rated for the full DC-link voltage of VdC because the top switch of any phase leg of inverter-2 blocks the DC-input voltage to inverter-2, system can be improved. (numbered 7, 9, 10, 12, 13, 15, 16, 18, 19, 21, 22 and 24) are referred to as 'outer sectors' (Fig. 3) . Six adjacent sectors constitute a sub-hexagon. Six such sub-hexagons can be identhed with their centres located at A, B, C, D, E and F respectively (Fig. 3) . In addition there is one inner sub-hexagon with its center at 0 (Fig. 3) . The reference voltage space-vector for the space-vector modulation is denoted as us, and is resolved into two rectangular components v, and v[p (u,, = u, + jq), with the a-axis placed along the motor A-phase axis). The angle subtended by U, with the positive-A axis is denoted as a (Fig. 3) .
The voltages vz, v i and ur denote the instantaneous reference phase voltages to realise u,, and are obtained by projecting the tip of us,. onto the A, B and C axes respectively (Fig. 4) . The relationship between v, and up and v;, v; and vg is given by the transformation:
Switching strategy and PWM pattern generation
The symbols T I and TI, respectively, denote the time duration for which the active vectors along the trailing edge and the leading edge of a sector (in which the tip of the reference voltage space-vector is situated) are switched for the realisation of u, . The symbol TO denotes the time duration for which a null vector is switched along with the active vectors to realise u,. The sampling time period for space-vector modulation is denoted as Ty and is equal to the sum of the time periods T I , T, and To. The inverter leg switching time periods are those during which the output phases of the inverter are connected to the positive terminal of the DC bus and are denoted as Tc,a, Tqh and Tgc respectively for the phases A, B and C. In the conventional
Fig. 4 Mapping of the outer sectors into the inner hexagon system where a two-level inverter drives an induction motor, there exists an explicit relationship between these timings (T,,, Tgb and Tgc) and the instantaneous reference phase voltages (u:, ug and uz).
Sector identification
To implement the PWM pattern, the triangular sector in which the tip of the reference space-vector is situated is first identified and the sub-hexagon to which it belongs is found. The sector identification is based on level comparators along the ju, jb, jc axes perpendicular to the a, b, c axes respectively [6] . The symbols u ;~, v ;~ and denote the projections of us, on to the ja, jb and j c axes respectively. It may be verified that the tip of us,., the reference voltage space-vector, is situated in sector 1 if A similar procedure is adopted for the identification of all other sectors [6] . Table 2 summarises the conditions to be satisfied for all the sectors. The PWM strategy adopted is based on whether the tip of the reference voltage space-vector is situated in the inner sectors (sectors 1 to 6, Fig. 3) , in the middle sectors (sectors 8, 11, 14, 17, 20, 23, Fig. 3 ) or in the outer sectors. In the following sections the PWM strategies adopted for the above three cases are explained. Each cycle of the load phase-voltage is divided into 48 equal sub-intervals. Each sub-interval duration corresponds to the sampling interval, Ty This division is maintained for the entire modulation range with Vjf control. The rated frequency of the induction motor corresponds to the maximum value of the magnitude of the reference voltage space-vector on the boundary of modulation. From Fig. 3 , tlus boundary corresponds to the radius of the circle inscribed in the hexagon GTKMPR, and is equal to 0.866Vdc.
Space-vector based PWM switching strategy for inner sectors
If the tip of the reference voltage space-vector lies in the inner hexagon with centre at 0 (Fig. 3) , a space-vector based scheme as suggested in [9] has been adopted. In this scheme [9] , a space-vector based PWM strategy is proposed based on the instantaneous values of the reference voltages of a, b, c phases only. Ths method does not depend on the magnitude of the reference voltage spacevector and its relative angle with respect to the reference axis (a-axis placed along a phase axis). Ths space-vector PWM generation scheme is briefly outlined in the Appendix.
Ths method is extended for the proposed three-level inverter scheme (for PWM pattern generation in inner sectors 1 to 6) by clamping inverter-1 with state 8 (---), while inverter-2 alone is switched. Inverter-2 is switched in such a way that there is only one switching for each subinterval of that sampling time period. For example, the inverter-2 is switched through the states 8'-1'-2'-7', when c( = 0. During the next sampling time period, inverter-', is switched with the reverse sequence, i.e. 7'-2'-1'-8', when ! x = 7.5". The actual switching time periods for each inverter leg are obtained in the same way as for the single inverter scheme [9] . Table 3 depicts a detailed description of the switching pattern along with the switching sequence. The switching sequence is indicated in brackets, adjacent to the switching pattern. For example the entry 88'-81'-82'-87' 
Mapping the middle sectors and the outer sectors into the inner hexagon
In Fig. 4 , the reference voltage vectors OV, and OV2 at two different time instants are shown with their tips situated in sector 7 and sector 11, respectively. In sector 7 the vector OVl can be conceived to be the vector sum of two components OA and A V l . The vector OA can readily be obtained from the appropriate space-vector combinations from the individual inverters (Fig. 3) . The vector A V, is not directly available from the space-vector combinations (Fig. 3) and hence is to be generated from the adjacent active switching vector locations (A, G and H) using voltsecond balance. The periods To, TI and T2 for vector A Vl in sector 7, in a sampling time period T,, can be determined by mapping the vector A V, to OV,' by shifting the point A to 0. By shifting the point A to 0, the outer triangle AGH is mapped to an inner sector OAB (Fig. 4) . It may be seen that the original reference vector OV1 can be realised by using the same timings employed to realise OV,'. To realise OV,, the space-vectors located at A, G and H are switched instead of the ones located at 0, A and B. It is evident that this procedure is conceptually equivalent to producing 0 V,' and giving a vectored offset equal to OA to produce OV,. Similarly, sector 11 can be mapped to the inner sector 3 by shifting the point B to 0. In this case, the vector BV2 gets mapped to OV;. Adopting ths procedure, all outer sectors (7 to 24) may be mapped into the corresponding inner sectors. The generalised equations of transformation for the modified reference phase voltages when the sub-hexagonal centres A to F are shfted to 0 are given by:
In (6), u:, uT, and u: are the sampled phase values corresponding to the actual reference voltage space-vector 2), (Fig. 4) . The voltages u, , uh and u, correspond to the transformed reference voltage space-vector 0 V i (Fig. 4) . In (6), m is an integer variable that takes values 1 to 6 corresponding to points A to F respectively (Fig. 3) . The transformed reference phase voltages v,, and u, are used to determine the inverter leg switching timings-Tg,, Tgb and T,,, by using the PWM generation scheme outlined in Section 3.3 and the Appendix. The timing periods To, T , and T2 to switch the space-vector combinations at the nearest vertices are then determined from the inverter leg switching timings T,,, Tqb and T,,, as described in the following Sections for the middle sectors and the outer sectors.
Space-vector based PWM switching strategy for middle sectors
By shifting the centres of the sub-hexagons A to F to the point 0 using an appropriate coordinate transformation, the middle sectors (sectors numbered 8, 11, 14, 17, 20 and 23) are mapped to a corresponding inner sector (1 to 6). Once the mapped inner sector is identified, the switching periods for individual legs (T,,, T , b and TCfc) for both the inverters may be obtained using the procedure outlined in [9] . There exists an explicit relationshp between the inverter leg switching timings (Tq,, T, h and T,,) and the space-vector switchng timings (To, TI and T2) depending upon the sector of the inner hexagon in which the tip of the transformed reference space-vector OV,' is situated. Using these relationshps the space-vector switchng timings To, TI and T2 can be determined from the inverter leg switching timings T,,, T, b and TqC For example, if the tip of OV, is situated in sector 8, the sub-hexagonal centre A is shifted to 0 if 0" < CI < 30" mapping sector 8 to sector 2 in the inner hexagon. If 30"1at60", to ensure that the nearest subhexagonal centre is shfted to 0, the sub-hexagonal centre B is shfted to 0 mapping sector 8 to sector 6 in the inner hexagon.
It may easily be verified that: Table 3 .
It may be observed that To, the time duration for which a null vector is output, is not split into equal halves in this case.
Space-vector based PWM switching strategy for outer sectors
The procedure outlined for the middle sectors may be extended to the outer sectors. It may be noted that the orthogonal axes-jA, j B and j C do not pass through the midst of the outer sectors, unlike the middle sectors (Fig. 3) . Consequently, the sub-hexagonal centre to be shfted to the point 0 to map a given outer sector into a corresponding inner sector is always the same, unlike the case for a middle sector ( Table 4) . The relationshps amongst the inverter leg switching timings (T,,, Tc/h and TL,J and the space-vector switchng timings (To, TI and T2) may be obtained from Table 4 . The space-vector combinations, the switching sequence and the sub-hexagonal centres transformed for each sampling time period for the outer sectors are depicted in Table 3 . In ths case also, the time duration To is not split into equal halves.
Over-modulation
When the reference vector is located outside the hexagon GIKMPR (Fig. 4) , a modified reference voltage vector on the periphery of the hexagon having the same angle as the original reference vector is chosen [4] . The modified active vector switching times T[ and Ti during over-modulation with the modified reference voltage vector may be calculated simply by the following conditions: have been generated using a TMS 320F240 DS processor. A DC-link voltage of 300V is used for experimentation
The experimental results for I u, ] = 0.4 Vdc are presented in Fig. 5 . In this case, the tip of the reference voltage spacevector us, is confined to the inner sectors i.e. sectors 1 to 6 (Fig. 3) . The experimentally obtained waveforms of U A 10 and the pole voltage u A 2 0 for the-A phase legs are presented in Fig. 5a (top and bottom traces respectively). As mentioned earlier, inverter-2 alone is switched in ths case, while inverter-I is clamped to a state of 8(---) . Thus the inverter system behaves in a similar way to a conventional two-level inverter with a DC-link voltage of Vdc/2. The top trace of Fig. 5a showing that v A 1 0 = 15OV (KlJ2) confirms this fact. Fig. 5b shows the waveform of VA2N (motor phase voltage) obtained experimentally. As one might expect, it is a familiar six-step waveform of a twolevel inverter. The motor phase current in this operating condition is shown in Fig. 5c . Fig. 5d illustrates the normalised harmonic spectra of the voltages-vA20 and vA2N (top and bottom traces respectively). It may be noted that the triplen harmonic components are present in
the spectrum of ~~1 0 , and are absent in that of vA20. All these components are dropped across the points 0 and N (Fig. l) , as explained in Section 2.
The experimental results obtained when 1 us,.l = 0.6 Vdc are presented in Fig. 6 . In this case, the tip of the reference voltage space-vector is situated either in the middle sectors (8, 11, 14, 17, 20 and 23) or in the outer sectors (Fig. 3) . Fig. 6a shows the experimentally obtained waveforms of v A I O and the pole voltage vAz0 (top and bottom traces respectively). In ths case, both the inverters are switched. Consequently, the DC-input for the phase-A leg of inverter-2 (vAI0) is switched amongst the voltages Vdc/2 (15OV) and Vd, (300V), as is evident from Fig. 6a (top trace) . The bottom trace of Fig. 6a shows the pole voltage u,420 in which all three levels,4, VdJ2 (150V) and Vdc (300V), are present, as expected from this topology. Fig. 6b illustrates the experimentally obtained waveform of the voltage-vA2N (motor phase voltage). Fig. 6c shows the motor phase current in this operating condition. Fig. 6d shows the normalised harmonic spectra of voltages v A 2 0 and VA2N (top and bottom traces respectively).
Figs. 7 (Fig. 3) . In this case, the tip of the reference voltage space-vector is forced to trace the hexagon GIKMPR (Fig. 3) Fig. 7b . Fig. 7c shows the motor phase current in this operating condition. The normalised harmonic spectra of the voltages vA20 and U,QN (the motor phase voltage) are presented in Fig. 8 (top and bottom traces respectively). Thus the three-level inverter proposed in this paper has been tested for the entire speed range using the Vjf control.
Conclusions
In the proposed scheme, two two-level inverters connected in cascade achieve three-level inversion. 64 voltage spacevector combinations are possible compared to the 27 combinations obtained in the conventional three-level inverter. As isolated DC power supplies are used to feed With two isolated DC link supplies, in the lower range of modulation (when I v.,,l< 0.433 V,,), one of the inverters can be clamped to a zero inverter vector state and the other inverter can be switched as a two-level inverter reducing the switching losses, when compared to a conventional threelevel inverter. The proposed power circuit can also be used with a single DC link with tapped capacitors. In that case, the problem of neutral point balancing is to be addressed as in the case of a conventional three-level inverter, using the redundancy of the space vector combinations for a given location. This configuration needs two isolated power supplies when compared to an H-bridge topology, which needs three isolated DC links. Three switches in the proposed scheme are to be rated to block the entire DC-bus voltage. 
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The switching patterns are so devised that in each inverter only one leg is switched during a sub-interval of the sampling period T,.
. harmonic order Fig. 8 (bottom) for I V, l = VOc (over-modulation)
The normahed harmonic spectra of V,QO (top) and VA2N
Appendix
In sector 1, the switching periods for the active vectors T I and T2 may be expressed in terms of the instantaneous values of the reference phase voltages ZI;, ZIT, and v: as [9]:
From (1 l), the switching time periods proportional to the instantaneous values of the reference phase voltages, termed imaginary switching times, are defined as [9]:
From (1 1) and (1 2) the active vector switching times T I and T2 in sector 1 may be expressed as: 
